DESCRIPTION

M2S12D20TP is a 4-bank x 33,554,432-word x 4-bit,

M2S12D30TP is a 4-bank x 16,777,216-word x 8-bit,

double data rate synchronous DRAM, with SSTL_2 interface. All control and address signals are referenced to the rising edge of CLK. Input data is registered on both edges of data strobes, and output data and data strobe are referenced on both edges of CLK. The M2S12D20/30TP achieve very high speed data rate up to 133MHz, and are suitable for main memory in computer systems.

FEATURES

- Vdd=Vddq= $2.5V\pm0.2V$
- Double data rate architecture; two data transfers per clock cycle
- Bidirectional, data strobe (DQS) is transmitted/received with data
- Differential clock inputs (CLK and /CLK)
- DLL aligns DQ and DQS transitions
- Commands are entered on each positive CLK edge;
- data and data mask are referenced to both edges of DQS
- 4 bank operations are controlled by BA0, BA1 (Bank Address)
- /CAS latency- 2.0/2.5 (programmable)
- Burst length- 2/4/8 (programmable)
- Burst type- sequential / interleave (programmable)
- Auto precharge / All bank precharge is controlled by A10
- 8192 refresh cycles /64ms (4 banks concurrent refresh)
- Auto refresh and Self refresh
- Row address A0-12 / Column address A0-9,11-12(x4)/ A0-9,11(x8) SSTL_2 Interface
- 400-mil, 66-pin Thin Small Outline Package (TSOP II)
- JEDEC standard
- Low Power for the Self Refresh Current ICC6 :4mA (-75L,-10L)

Operating Frequencies

Speed Grade	Clo	ock Rate
	CL=2 *	CL=2.5 *
-75 / -75L	100MHz	133MHz
-10 / -10L	100MHz	125MHz

^{*} CL = CAS(Read) Latency

Contents are subject to change without notice.



	PL	N CO.	NFIGURATION(TO	P VIEW)		
			x4			
			x8			
			110			
VDD	VDD	1		66	VSS	VSS
NC	DQ0	1	•	66 65		NC
VDDQ	VDDQ	23		63 64	DQ7	
NC	NC	4		63	VSSQ NC	VSSQ NC
DQ0	DQ1	5		62	DQ6	DQ3
VSSQ	VSSQ	6		61	VDDQ	VDDQ
NC	NC	7	66pin TSOP(II)	60	NC	NC
NC	DQ2	8		59	DQ5	NC
VDDQ	VDDQ	9		58	VSSQ	VSSQ
NC	NĈ	10		57	NC	NC
DQ1	DQ3	11		56	DQ4	DQ2
VSSQ	VSSQ	12		55	VDDQ	VDDQ
NĈ	NC	13	400mil width	54	NC	NC
NC	NC	14		53	NC	NC
VDDQ	VDDQ	15	X	52	VSSQ	VSSQ
NC	NC	16	875mil length	51	DQS	DQS
NC	NC	17	0	50	NC	NC
VDD	VDD	18		49	VREF	VREF
NC	NC	19	0.65mm	48	VSS	VSS
NC	NC	20		47	DM	DM
/WE	/WE	21	Lead Pitch	46	/CLK	/CLK
/CAS	/CAS	22		45	CLK	CLK
/RAS	/RAS	23		44	CKE	CKE
/CS	/CS	24	DOW	43	NC	NC
NC	NC	25	ROW	42	A12	A12 A11
BA0	BA0	26	A0-12	41	A11	
BA1	BA1	27	Column	40	A9	A9
A10/AP	A10/AP	28 29		39 38	A8	A8
A0	A0	30	A0-9,11-12(2	$(x4) \frac{38}{37}$	A7 A6	A7 A6
A1 A2	A1 A2	31	A0-9,11 (x8)		A0 A5	A5
A2 A3	A2 A3	32	H0-9,11 (X0)	35	A3 A4	A3 A4
VDD	VDD	33		34	VSS	VSS
۷DD	VDD	55		54	v 33	v 33
CLK,/CLK	: Master C	lock		A0-12	: Addr	ess Input
CKE	: Clock En			BA0,1		Address Input
/CS	: Chip Sele			Vdd		r Supply
	-					
/RAS	: Row Add			VddQ		r Supply for Output
/CAS	: Column A	Addres	s Strobe	Vss	: Grou	nd
/WE	: Write En	able		VssQ	: Grou	nd for Output
DQ0-7	: Data I/O					
DQS	: Data Stro	obe				
DQS	: Write Ma					
Vref	: Reference	e volta	ge			


PIN CONFIGURATION(TOP VIEW)


MITSUBISHI LSIs M2S12D20/ 30TP -75, -75L, -10, -10L 512M Double Data Rate Synchronous DRAM

PIN FUNCTION

SYMBOL	ТҮРЕ	DESCRIPTION
CLK, /CLK	Input	Clock: CLK and /CLK are differential clock inputs. All address and control input signals are sampled on the crossing of the positive edge of CLK and negative edge of /CLK. Output (read) data is referenced to the crossings of CLK and /CLK (both directions of crossing).
CKE	Input	Clock Enable: CKE controls internal clock. When CKE is low, internal clock for the following cycle is ceased. CKE is also used to select auto / self refresh. After self refresh mode is started, CKE becomes asynchronous input. Self refresh is maintained as long as CKE is low.
/CS	Input	Chip Select: When /CS is high, any command means No Operation.
/RAS, /CAS, /WE	Input	Combination of /RAS, /CAS, /WE defines basic commands.
A0-12	Input	A0-12 specify the Row / Column Address in conjunction with BA0,1. The Row Address is specified by A0-12. The Column Address is specified by A0-9,11-12(x4) and A0-9,11(x8). A10 is also used to indicate precharge option. When A10 is high at a read / write command, an auto precharge is performed. When A10 is high at a precharge command, all banks are precharged.
BA0,1	Input	Bank Address: BA0,1 specifies one of four banks to which a command is applied. BA0,1 must be set with ACT, PRE, READ, WRITE commands.
DQ0-7(x8), DQ0-3(x4)	Input / Output	Data Input/Output: Data bus
DQS	Input / Output	Data Strobe: Output pin during Read operation, input during Write operation. Edge-aligned with read data, placed at the centered of write data to capture the write data.
DM	Input	Input Data Mask: DM is an input mask signal for write data. Input data is masked when DM is sampled HIGH along with the input data during a WRITE operations. DM is sampled on both edges of DQS. Although DM pins are input only, the DM loading matches the DQ and DQS loading.
Vdd, Vss	Power Supply	Power Supply for the memory array and peripheral circuitry.
VddQ, VssQ	Power Supply	VddQ and VssQ are supplied to the Output Buffers only.
Vref	Input	SSTL_2 reference voltage.








BASIC FUNCTIONS

The M2S12D20/30TP provides basic functions, bank (row) activate, burst read / write, bank (row) precharge, and auto / self refresh. Each command is defined by control signals of /RAS, /CAS and /WE at CLK rising edge. In addition to 3 signals, /CS ,CKE and A10 are used as chip select, refresh option, and precharge option, respectively. Refer to the command truth table for the detailed definition of commands.



Activate (ACT) [/RAS =L, /CAS =/WE =H]

ACT command activates one row in an idle bank indicated by BA.

Read (READ) [/RAS =H, /CAS =L, /WE =H]

READ command starts burst read from the active bank indicated by BA. First output data appears after /CAS latency. When A10 =H in this command, the bank is deactivated after the burst read (auto-precharge, **READA**)

Write (WRITE) [/RAS =H, /CAS =/WE =L]

WRITE command starts burst write to the active bank indicated by BA. Total data length to be written is defined by burst length. When A10 =H in this command, the bank is deactivated after the burst write (auto-precharge, **WRITEA**)

Precharge (PRE) [/RAS =L, /CAS =H, /WE =L]

PRE command deactivates the active bank indicated by BA. This command also terminates burst read /write operation. When A10 =H in this command, all banks are deactivated (precharge all, **PREA**).

Auto-Refresh (REFA) [/RAS =/CAS =L, /WE =CKE =H]

REFA command starts auto-refresh cycle. Refresh addresses including bank address are generated internally. After this command, the banks are precharged automatically.



Feb. '02

COMMAND TRUTH TABLE

COMMAND	MNEMONIC	CKE	CKE	/CS	/RAS	/CAS	/WE	BA0,1	A10	A0-9,	note
Deselect	DESEL	n-1 H	n X	Н	X	X	Х	X	/AP X	11-12 X	
No Operation	NOP	Н	Х	L	Н	Н	Н	X	X	X	
Row Address Entry & Bank Activate	ACT	Н	Н	L	L	Н	Н	V	V	V	
Single Bank Precharge	PRE	Н	Н	L	L	Н	L	V	L	Х	
Precharge All Banks	PREA	Н	Н	L	L	Н	L	Х	Н	Х	
Column Address Entry & Write	WRITE	Н	Н	L	Н	L	L	V	L	V	
Column Address Entry & Write with Auto-Precharge	WRITEA	Н	Н	L	Н	L	L	v	Н	V	
Column Address Entry & Read	READ	Н	Н	L	Н	L	Н	v	L	V	
Column Address Entry & Read with Auto-Precharge	READA	Н	Н	L	Н	L	Н	v	Н	V	
Auto-Refresh	REFA	Н	Н	L	L	L	Н	Х	Х	Х	
Self-Refresh Entry	REFS	Н	L	L	L	L	Н	Х	Х	Х	
Self-Refresh Exit	REFSX	L	Н	Н	Х	Х	Х	Х	Х	Х	
Sell-Kelfesh Exit	КЕГЭЛ	L	Н	L	Н	Н	Н	X	Х	Х	
Burst Terminate	TERM	H	Н	L	Н	Н	L	X	X	Х	1
Mode Register Set	MRS	Н	Н	L	L	L	L	L	L	V	2

H=High Level, L=Low Level, V=Valid, X=Don't Care, n=CLK cycle number

NOTE:

- 1. Applies only to read bursts while autoprecharge is disabled; this command is undefined (and should not be used) during read bursts while autoprecharge is enabled, as well as write bursts.
- 2. BA0-BA1 select either the Base or the Extended Mode Register (BA0 = 0, BA1 = 0 selects Mode Register;BA0=1, BA1 = 0 selects Extended Mode Register; other combinations of BA0-BA1 are reserved; A0-A12 provide the op-codes to be written to the selected Mode Register.



Feb. '02

FUNCTION TRUTH TABLE

Current State	/CS	/RAS	/CAS	/WE	Address	Command	Action	Notes
IDLE	Η	Х	Х	Х	Х	DESEL	NOP	
	L	Η	Н	Н	Х	NOP	NOP	
	L	Η	Н	L	BA	TERM	ILLEGAL	2
	L	Н	L	Х	BA, CA, A10	READ / WRITE	ILLEGAL	2
	L	L	Н	Н	BA, RA	ACT	Bank Active, Latch RA	
	L	L	Н	L	BA, A10	PRE / PREA	NOP	4
	L	L	L	Н	Х	REFA	Auto-Refresh	5
	Add		MRS	Mode Register Set	5			
ROW ACTIVE	Н	Х	Х	Х	Х	DESEL	NOP	
	L	Н	Н	Н	Х	NOP	NOP	
	L	Η	Н	L	BA	TERM	NOP	
	L	Н	L	Н	BA, CA, A10	READ / READA	Begin Read, Latch CA, Determine Auto-Precharge	
	L	Н	L	L	BA, CA, A10	WRITE / WRITEA	Begin Write, Latch CA, Determine Auto-Precharge	
	L	L	Н	Η	BA, RA	ACT	Bank Active / ILLEGAL	2
	L	L	Н	L	BA, A10	PRE / PREA	Precharge / Precharge All	
	L	L	L	Н	Х	REFA	ILLEGAL	
	L	L	L	L	Op-Code, Mode- Add	MRS	ILLEGAL	
READ(Auto-	Н	Х	Х	Х	Х	DESEL	NOP (Continue Burst to END)	
Precharge	L	Н	Н	Н	Х	NOP	NOP (Continue Burst to END)	
Disabled)	L	Н	Н	L	BA	TERM	Terminate Burst	
	L	Н	L	Н	BA, CA, A10	READ / READA	Terminate Burst, Latch CA, Begin New Read, Determine Auto- Precharge	3
	L	Н	L	L	BA, CA, A10	WRITE / WRITEA	ILLEGAL	
	L	L	Н	Н	BA, RA	ACT	Bank Active / ILLEGAL	2
	L	L	Н	L	BA, A10	PRE / PREA	Terminate Burst, Precharge	
	L	L	L	Н	Х	REFA	ILLEGAL	
	L	L	L	L	Op-Code, Mode- Add	MRS	ILLEGAL	

FUNCTION TRUTH TABLE (continued)

Current State	/CS	/RAS	/CAS	/WE	Address	Command	Action	Notes
WRITE(Auto-	Η	Х	Х	Х	Х	DESEL	NOP (Continue Burst to END)	
Precharge	L	Н	Н	Н	Х	NOP	NOP (Continue Burst to END)	
Disabled)	L	Н	Н	L	BA	TERM	ILLEGAL	
	L	Н	L	Н	BA, CA, A10	READ / READA	Terminate Burst, Latch CA, Begin Read, Determine Auto-Precharge	3
	L	Н	L	L	BA, CA, A10	WRITE / WRITEA	Terminate Burst, Latch CA, Begin Write, Determine Auto-Precharge	3
	L	L	Н	Η	BA, RA	ACT	Bank Active / ILLEGAL	2
	L	L	Н	L	BA, A10	PRE / PREA	Terminate Burst, Precharge	
	L	L	L	Н	Х	REFA	ILLEGAL	
	L	L	L	L	Op-Code, Mode- Add	MRS	ILLEGAL	
	Н	Х	Х	Х	Х	DESEL	NOP (Continue Burst to END)	
READ with Auto-Precharge	L	Н	Н	Η	Х	NOP	NOP (Continue Burst to END)	
Auto-Frecharge	L	Н	Н	L	BA	TERM	ILLEGAL	
	L	Н	L	Н	BA, CA, A10	READ / READA	ILLEGAL for Same Bank	6
	L	Н	L	L	BA, CA, A10	WRITE / WRITEA	ILLEGAL for Same Bank	6
	L	L	Н	Н	BA, RA	ACT	Bank Active / ILLEGAL	2
	L	L	Н	L	BA, A10	PRE / PREA	Precharge / ILLEGAL	2
	L	L	L	Н	Х	REFA	ILLEGAL	
	L	L	L	L	Op-Code, Mode- Add	MRS	ILLEGAL	
	Н	Х	Х	Х	Х	DESEL	NOP (Continue Burst to END)	
WRITE with Auto-Precharge	L	Н	Н	Н	Х	NOP	NOP (Continue Burst to END)	
Auto-Flechalge	L	Н	Н	L	BA	TERM	ILLEGAL	
	L	Н	L	Н	BA, CA, A10	READ / READA	ILLEGAL for Same Bank	7
	L	Н	L	L	BA, CA, A10	WRITE / WRITEA	ILLEGAL for Same Bank	7
	L	L	Н	Η	BA, RA	ACT	Bank Active / ILLEGAL	2
	L	L	Н	L	BA, A10	PRE / PREA	Precharge / ILLEGAL	2
	L	L	L	Η	Х	REFA	ILLEGAL	
	L	L	L	L	Op-Code, Mode- Add	MRS	ILLEGAL	



FUNCTION TRUTH TABLE (continued)

Current State	/CS	/RAS	/CAS	/WE	Address	Command	Action	Notes
PRE-	Н	Х	Х	Х	Х	DESEL	NOP (Idle after tRP)	
CHARGING	L	Н	Н	Н	Х	NOP	NOP (Idle after tRP)	
	L	Н	Н	L	BA	TERM	ILLEGAL	2
	L	Н	L	Х	BA, CA, A10	READ / WRITE	ILLEGAL	2
	L	L	Н	Н	BA, RA	ACT	ILLEGAL	2
	L	L	Н	L	BA, A10	PRE / PREA	NOP (Idle after tRP)	4
	L	L	L	Н	Х	REFA	ILLEGAL	
	L	L	L	L	Op-Code, Mode- Add	MRS	ILLEGAL	
DOW	Н	Х	Х	Х	Х	DESEL	NOP (Row Active after tRCD)	
ROW ACTIVATING	L	Н	Н	Н	Х	NOP	NOP (Row Active after tRCD)	
ACIIVATING	L	Н	Н	L	BA	TERM	ILLEGAL	2
	L	Н	L	Х	BA, CA, A10	READ / WRITE	ILLEGAL	2
	L	L	Н	Н	BA, RA	ACT	ILLEGAL	2
	L	L	Н	L	BA, A10	PRE / PREA	ILLEGAL	2
	L	L	L	Н	Х	REFA	ILLEGAL	
	L	L	L	L	Op-Code, Mode- Add	MRS	ILLEGAL	
	Н	Х	Х	Х	Х	DESEL	NOP	
WRITE RE- COVERING	L	Н	Н	Н	Х	NOP	NOP	
COVERING	L	Н	Н	L	BA	TERM	ILLEGAL	2
	L	Н	L	Х	BA, CA, A10	READ / WRITE	ILLEGAL	2
	L	L	Н	Н	BA, RA	ACT	ILLEGAL	2
	L	L	Н	L	BA, A10	PRE / PREA	ILLEGAL	2
	L L L H X		Х	REFA	ILLEGAL			
-	L	L	L	L	Op-Code, Mode- Add	MRS	ILLEGAL	



FUNCTION TRUTH TABLE (continued)

Current State	/CS	/RAS	/CAS	/WE	Address	Command	Action	Notes
REFRESHING	Η	Х	Х	Х	Х	DESEL	NOP (Idle after tRC)	
	L	Н	Н	Н	Х	NOP	NOP (Idle after tRC)	
	L	Н	Η	L	BA	TERM	ILLEGAL	
	L	Н	L	Х	BA, CA, A10	READ / WRITE	ILLEGAL	
	L	L	Η	Н	BA, RA	ACT	ILLEGAL	
	L	L	Н	L	BA, A10	PRE / PREA	ILLEGAL	
	L	L	L	Н	Х	REFA	ILLEGAL	
	L	L	L	L	Op-Code, Mode- Add	MRS	ILLEGAL	
MODE	Η	Х	Х	Х	Х	DESEL	NOP (Row Active after tRSC)	
REGISTER	L	Н	Н	Н	Х	NOP	NOP (Row Active after tRSC)	
SETTING	L	Н	Н	L	BA	TERM	ILLEGAL	
	L	Н	L	Х	BA, CA, A10	READ / WRITE	ILLEGAL	
	L	L	Н	Н	BA, RA	ACT	ILLEGAL	
	L	L	Н	L	BA, A10	PRE / PREA	ILLEGAL	
	L	L	L	Н	Х	REFA	ILLEGAL	
	L	L	L	L	Op-Code, Mode- Add	MRS	ILLEGAL	

ABBREVIATIONS:

H=High Level, L=Low Level, X=Don't Care

BA=Bank Address, RA=Row Address, CA=Column Address, NOP=No Operation

NOTES:

- 1. All entries are valid only when CKE was High during the preceding clock cycle and the current clock cycle.
- 2. ILLEGAL to bank in specified state; function may be legal in the bank indicated by BA, depending on the state of specific bank.
- 3. Must satisfy bus contention, bus turn around, write recovery requirements.
- 4. NOP to bank precharging or in idle state. May precharge bank indicated by BA.
- 5. ILLEGAL if any bank is not idle.
- 6. Refer to Read with Auto-Precharge in page 23.
- 7. Refer to Write with Auto-Precharge in page 25.

ILLEGAL = Device operation and/or data-integrity are not guaranteed.



Current State	CKE n-1	CKE n	/CS	/RAS	/CAS	/WE	Address	Action	Notes
SELF-	Н	Х	Х	Х	Х	Х	Х	INVALID	1
REFRESHING	L	Н	Н	Х	Х	Х	Х	Exit Self-Refresh (Idle after tRC)	1
	L	Н	L	Н	Н	Н	Х	Exit Self-Refresh (Idle after tRC)	1
	L	Н	L	Н	Н	L	Х	ILLEGAL	1
	L	Н	L	Н	L	Х	Х	ILLEGAL	1
	L	Н	L	L	X	Х	Х	ILLEGAL	1
	L	L	Х	Х	Х	Х	Х	NOP (Maintain Self-Refresh)	1
POWER	Н	Х	Х	Х	X	Х	Х	INVALID	
DOWN	L	Н	Х	Х	Х	Х	Х	Exit Power Down to Idle	
	L	L	Х	Х	Х	Х	Х	NOP (Maintain Self-Refresh)	
ALL BANKS	Н	Н	Х	х	Х	Х	Х	Refer to Function Truth Table	2
IDLE	Н	L	L	L	L	Н	Х	Enter Self-Refresh	2
	Н	L	Н	х	Х	Х	Х	Enter Power Down	2
	Н	L	L	Н	Н	Н	Х	Enter Power Down	2
	Н	L	L	Н	Н	L	Х	ILLEGAL	2
	Н	L	L	Н	L	Х	Х	ILLEGAL	2
	Н	L	L	L	Х	Х	Х	ILLEGAL	2
	L	Х	Х	Х	Х	Х	Х	Refer to Current State =Power Down	2
ANY STATE	Н	Н	Х	Х	Х	Х	Х	Refer to Function Truth Table	
other than listed	Н	L	Х	х	Х	Х	Х	Begin CLK Suspend at Next Cycle	3
above	L	Н	Х	х	Х	Х	Х	Exit CLK Suspend at Next Cycle	3
	L	L	Х	Х	Х	Х	Х	Maintain CLK Suspend	

FUNCTION TRUTH TABLE for CKE

ABBREVIATIONS:


H=High Level, L=Low Level, X=Don't Care

NOTES:

- 1. Low to High transition of CKE re-enable CLK and other inputs asynchronously. A minimum setup time must be satisfied before any command except EXIT.
- 2. Power-Down and Self-Refresh can be entered only from the All Banks Idle State.
- 3. Must be legal command.



SIMPLIFIED STATE DIAGRAM



POWER ON SEQUENCE

The following power on sequences are necessary to guarantee the proper operations of the DDR SDRAM.


- 1. Apply VDD before or at the same time as VDDQ
- 2. Apply VDDQ before or at the same time as VTT & Vref
- 3. Maintain stable conditions for 200us after stable power and CLK are supplied, assert NOP or DSEL
- 4. Issue precharge command for all banks of the device
- 5. Issue EMRS to program proper functions
- 6. Issue MRS to configure the Mode Register and to reset the DLL
- 7. Issue 2 or more Auto Refresh commands
- 8. Maintain stable conditions for 200 cycle


After these sequence, the DDR SDRAM is in the idle state and ready for normal operation.

Burst Le programme register sto may be iss an MRS co command.	MODE REGISTERCLKBurst Length, Burst Type and /CAS Latency can be programmed by configuring the mode register (MRS). The mode register stores these data until the next MRS command, which may be issued when both banks are in idle state. After tRSC from an MRS command, the DDR SDRAM is ready to accept the new command./CSBA1 BA0 A12 A11 A10 A9 A8 A7 A6 A5 A4 A3 A2 A1 A0 0 0 0 0 0 DR 0 LTMODE BT BLBA10 0 0 0 0 0 DR 0 LTMODE BT BLA12-A0												
0 0	0	0 () 0 D	R 0	LTMOE	DE BT	BL		A12-A	0	V		
									BL	BT=0	BT=1		
		V	CL		Latency				0 0	R	R		
			0 0 0	/CAS I				0	• -	2	2		
			0 0 1	F			_	0	-	4	4		
							Burst	_	1 1	8	8		
	Lat	ency	0 1 0 1 1	F			Length	1		R	R		
		ode	$ \begin{array}{c} 0 & 1 & 1 \\ 1 & 0 & 0 \end{array} $	F F				1	-	R	R		
	101	oue	1 0 0 1 0 1	F				1	1 0	R	R		
			$\begin{array}{c} 1 & 0 & 1 \\ 1 & 1 & 0 \end{array}$	2				1	1 1	R	R		
			$\begin{array}{c}1 & 1 & 0\\1 & 1 & 1\end{array}$	F					1				
L L			1 1 1	1	,	' L	Burst Ty	me	0	Se	quential		
		0		NO			201001	r -	1	Int	erleaved		
DLL Re	DLL Reset 1 YES									R: Reserved for Future Use			

EXTENDED MODE REGISTER

DLL disable / enable mode can be programmed in setting the extended mode register (EMRS). The extended mode register stores these data until the next EMRS command, which may be issued when all banks are in idle state. After tMRD from a EMRS command, the DDR SDRAM is ready to accept the new command.






Drive	0	Normal					
Strength	1	Weak					



DDR SDRAM (Rev.1.1)

Feb. '02

MITSUBISHI LSIs M2S12D20/ 30TP -75, -75L, -10, -10L 512M Double Data Rate Synchronous DRAM



Initia	al Add	lress	BL		Column Addressing														
A2	A1	A0			Sequential									Interleaved					
0	0	0		0	1	2	3	4	5	6	7	0	1	2	3	4	5	6	7
0	0	1		1	2	3	4	5	6	7	0	1	0	3	2	5	4	7	6
0	1	0		2	3	4	5	6	7	0	1	2	3	0	1	6	7	4	5
0	1	1	0	3	4	5	6	7	0	1	2	3	2	1	0	7	6	5	4
1	0	0	8	4	5	6	7	0	1	2	3	4	5	6	7	0	1	2	3
1	0	1		5	6	7	0	1	2	3	4	5	4	7	6	1	0	3	2
1	1	0		6	7	0	1	2	3	4	5	6	7	4	5	2	3	0	1
1	1	1		7	0	1	2	3	4	5	6	7	6	5	4	3	2	1	0
-	0	0		0	1	2	3					0	1	2	3				
-	0	1		1	2	3	0					1	0	3	2				
-	1	0	4	2	3	0	1					2	3	0	1				
-	1	1		3	0	1	2					3	2	1	0				
-	-	0		0	1							0	1						
-	-	1	2	1	0							1	0						



MITSUBISHI LSIS M2S12D20/ 30TP -75, -75L, -10, -10L 512M Double Data Rate Synchronous DRAM

ABSOLUTE MAXIMUM RATINGS


Symbol	Parameter	Conditions	Ratings	Unit
Vdd	Supply Voltage	with respect to Vss	-0.5 ~ 3.7	V
VddQ	Supply Voltage for Output	with respect to VssQ	-0.5 ~ 3.7	V
VI	Input Voltage	with respect to Vss	-0.5 ~ Vdd+0.5	V
VO	Output Voltage	with respect to VssQ	-0.5 ~ VddQ+0.5	V
ΙΟ	Output Current		50	mA
Pd	Power Dissipation	$Ta = 25 \ ^{o}C$	1500	mW
Topr	Operating Temperature		0 ~ 70	°C
Tstg	Storage Temperature		-65 ~ 150	°C

DC OPERATING CONDITIONS

(Ta= $0 \sim 70^{\circ}$ C, unless otherwise noted)

Symbol	Parameter			Unit	Notes	
Symbol	r ai ainetei	Min.	Тур.	Max.	Unit	notes
Vdd	Supply Voltage	2.3	2.5	2.7	V	
VddQ	Supply Voltage for Output	2.3	2.5	2.7	V	
Vref	Input Reference Voltage	0.49*VddQ	0.50*VddQ	0.51*VddQ	V	5
VIH(DC)	High-Level Input Voltage	Vref + 0.15		VddQ+0.3	V	
VIL(DC)	Low-Level Input Voltage	-0.3		Vref - 0.15	V	
VIN(DC)	Input Voltage Level, CLK and /CLK	-0.3		VddQ + 0.3	V	
VID(DC)	Input Differential Voltage, CLK and /CLK	0.36		VddQ + 0.6	V	7
VTT	I/O Termination Voltage	Vref - 0.04		Vref + 0.04	V	6

AC OVERSHOOT/UNDERSHOOT SPECIFICATION





AVERAGE SUPPLY CURRENT from Vdd

(Ta=0 ~ 70°C, Vdd = VddQ = $2.5V \pm 0.2V$, Vss = VssQ = 0V, Output Open, unless otherwise noted)

Symbol	Parameter/Test Condi	tions	Organization	Limits	(Max.)	Unit	Notes
Symbol	Taranieter/Test Condi	liolis	Organization	-75	-10	OIII	Notes
	OPERATING CURRENT: One Bank; Active-Pre = t CK MIN; DQ, DM and DQS inputs changing	0	x4	140	130		
IDD0	and control inputs changing once per clock cycle	twice per enser eyere, address	x8	140	130		
	OPERATING CURRENT: One Bank; Active-Real Burst = 2; t RC = t RC MIN; CL = 2.5; t CK = t t	e ·	x4	150	140		
IDD1	Address and control inputs changing once per clock A		x8	160	150		
IDD2P	PRECHARGE POWER-DOWN STANDBY CU down mode; CKE <u><</u> VIL (MAX); t CK = t CK MI	· •	x4/x8	6	6		
IDD2E	IDLE STANDBY CURRENT: $/CS \ge VIH$ (MIN)		x4	30	25		
	Once per clock cycle \geq VIH (MIN); t CK = t CK MIN; Address a	$CKE \ge VIH$ (MIN); t CK = t CK MIN; Address and other control inputs changing once per clock cycle		30	25		
IDD3P	ACTIVE POWER-DOWN STANDBY CURREN down mode; CKE <u><</u> VIL (MAX); t CK = t CK M	x4/x8	15	12			
11010/38	ACTIVE STANDBY CURRENT: /CS <u>></u> VIH (M bank; Active-Precharge; t RC = t RAS MAX; t C	K = t CK MIN; DQ, DM and	x4	45	35	mA	
IDDSIV	DQS inputs changing twice per clock cycle; addres changing once per clock cycle	ss and other control inputs	x8	45	35		
	OPERATING CURRENT: Burst = 2; Reads; Con		x4	190	140		
	Address and control inputs changing once per cloc MIN; IOUT = 0 mA	$\frac{1}{2} \sum_{i=1}^{n} \frac{1}{2} \sum_{i=1}^{n} \frac{1}$	x8	220	170		
	OPERATING CURRENT: Burst = 2; Writes; Cor		x4	180	150		
	Address and control inputs changing once per clock cycle; CL=2.5; t CK = t CK MIN;DQ, DM and DQS inputs changing twice per clock cycle		x8	210	180		
IDD5	AUTO REFRESH CURRENT: t RC = t RFC (MIN)		x4/x8	280	260		
IDD6	SELF REFRESH CURRENT: CKE ≤ 0.2 V	REFRESH CURRENT: CKE $\leq 0.2V$ Standard		6	6		
		Low Power (-75L,-10L)	x4/x8	4	4		
IDD7	OPERATING CURRENT-Four bank Operation: Four bank interleaving with		x4	380	300		20
יטעו	BL=4 -Refer to the Notes 20		x8	400	320		20

AC OPERATING CONDITIONS AND CHARACTERISTICS

(Ta=0 ~ 70°C, Vdd = VddQ = $2.5V \pm 0.2V$, Vss = VssQ = 0V, Output Open, unless otherwise noted)

Symbol	Parameter / Test Conditions	Lir	nits	Unit	Notes
Symbol	Parameter / Test Conditions	Min.	Max.	UIII	notes
VIH(AC)	High-Level Input Voltage (AC)	Vref + 0.31		V	
VIL(AC)	Low-Level Input Voltage (AC)		Vref - 0.31	V	
VID(AC)	Input Differential Voltage, CLK and /CLK	0.7	VddQ + 0.6	V	7
VIX(AC)	Input Crossing Point Voltage, CLK and /CLK	0.5*VddQ - 0.2	0.5*VddQ + 0.2	V	8
IOZ	Off-state Output Current /Q floating Vo=0~VddQ	-5	5	μΑ	
Π	Input Current / VIN=0 ~ VddQ	-2	2	μΑ	
IOH	Output High Current (VOUT = VTT+0.84V)	-16.8		mA	
IOL	Output High Current (VOUT = VTT-0.84V)	16.8		mA	



AC TIMING REQUIREMENTS

(Ta=0 ~ 70°C, Vdd = VddQ = $2.5V \pm 0.2V$, Vss = VssQ = 0V, unless otherwise noted)

Courselo a 1	AC Characteristics Demonster		-7	5	-1	0	11.4	Natas
Symbol	AC Characteristics Parameter		Min.	Max	Min.	Max	Unit	Notes
tAC	DQ Output Valid data delay time from CLK//CLK		-0.75	0.75	-0.8	0.8	ns	
tDQSCK	DQ Output Valid data delay time from CLK//CLK		-0.75	0.75	-0.8	0.8	ns	
tCH	CLK High level width		0.45	0.55	0.45	0.55	ns	
tCL	CLK Low level width		0.45	0.55	0.45	0.55	ns	
tCK	CLK cycle time	CL=2.5	7.5	15	8	15	ns	
iCK		CL=2	10	15	10	15	ns	
tDS	Input Setup time (DQ,DM)		0.5		0.6		ns	
tDH	Input Hold time(DQ,DM)		0.5		0.6		ns	
tDIPW	DQ and DM input pulse width (for each input)		1.75		2		ns	
tHZ	Data-out-high impedance time from CLK//CLK		-0.75	0.75	-0.8	0.8	ns	14
tLZ	Data-out-low impedance time from CLK//CLK		-0.75	0.75	-0.8	0.8	ns	14
tDQSQ	DQ Valid data delay time from DQS			0.5		0.6	ns	
tHP	Clock half period		tCLmin or tCHmin		tCLmin or tCHmin		ns	
tQH	Output DQS valid window		tHP-0.75		tHP-1.0		ns	
tDQSS	Write command to first DQS latching transition		0.75	1.25	0.75	1.25	tCK	
tDQSH	DQS input High level width		0.35		0.35		tCK	
tDQSL	DQS input Low level width		0.35		0.35		tCK	
tDSS	DQS falling edge to CLK setup time		0.2		0.2		tCK	
tDSH	DQS falling edge hold time from CLK		0.2		0.2		tCK	
tMRD	Mode Register Set command cycle time		15		15		ns	
tWPRES	Write preamble setup time		0		0		ns	16
tWPST	Write postamble		0.4	0.6	0.4	0.6	tCK	15
tWPRE	Write preamble		0.25		0.25		tCK	
tIS	Input Setup time (address and control)		0.9		1.1		ns	19
tIH	Input Hold time (address and control)		0.9		1.1		ns	19
tRPST	Read postamble		0.4	0.6	0.4	0.6	tCK	
tRPRE	Read preamble		0.9	1.1	0.9	1.1	tCK	





AC TIMING REQUIREMENTS(Continued)

 $(Ta=0 \sim 70^{\circ}C, Vdd = VddQ = 2.5V \pm 0.2V, Vss = VssQ = 0V, unless otherwise noted)$

Symbol	AC Characteristics Parameter	-	75	-	10	Unit	Notes
Symbol	AC Characteristics Parameter	Min.	Max	Min.	Max	Unit	notes
tRAS	Row Active time	45	120,000	50	120,000	ns	
tRC	Row Cycle time(operation)	65		70		ns	
tRFC	Auto Ref. to Active/Auto Ref. command period	75		80		ns	
tRCD	Row to Column Delay	20		20		ns	
tRP	Row Precharge time	20		20		ns	
tRRD	Act to Act Delay time	15		15		ns	
tWR	Write Recovery time	15		15		ns	
tDAL	Auto Precharge write recovery + precharge time	35		35		ns	
tWTR	Internal Write to Read Command Delay	1		1		tCK	
tXSNR	Exit Self Ref. to non-Read command	75		80		ns	
tXSRD	Exit Self Ref. to -Read command	200		200		tCK	
tXPNR	Exit Power down to command	1		1		tCK	
tXPRD	Exit Power down to -Read command	1		1		tCK	18
tREFI	Average Periodic Refresh interval	7.8		7.8		μs	17

Output Load Condition





Output Timing Measurement **Reference** Point

CAPACITANCE

(Ta=0 ~ 70°C, Vdd = VddQ = $2.5V \pm 0.2V$, Vss = VssQ = 0V, unless otherwise noted)

Symbol	Parameter	Test Condition	Limits		Delta	Unit	Notes
Symbol	Faranieter	Test Condition	Min.	Max.	Cap.(Max.)	Ullit	notes
CI(A)	Input Capacitance, address pin	VI=1.25v	2.0	3.0	0.50	pF	11
CI(C)	Input Capacitance, control pin	f=100MHz	2.0	3.0	0.50	pF	11
CI(K)	Input Capacitance, CLK pin	VI=25mVrms	2.0	3.0	0.25	pF	11
CI/O	I/O Capacitance, I/O, DQS, DM pin		4.0	5.0	0.50	pF	11



Notes

1. All voltages are referenced to Vss.

Tests for AC timing, IDD, and electrical AC and DC characteristics, may be conducted at nominal reference/supply voltage levels, However, the specifications and device operations are guaranteed for the full voltage range specified.
 AC timing and IDD tests may use the VIL to VIH swing of up to 1.5V in the test environment. Input timing is still referenced to VREF (or to the crossing point for CK//CK), and parameter specifications are guaranteed for the specified AC input levels under normal use conditions. The minimum slew rate for the input signals is 1V/ns in the range between VIL(AC) and VIH(AC).

4. The AC and DC input level specifications are as defined in the SSTL_2 Standard (i.e. the receiver will effectively switch as a result of the signal crossing the AC input level, and will remain in that state as long as the signal does not ring back above (below) the DC input LOW (HIGH) level.

5. VREF is expected to be equal to 0.5*VddQ of the transmitting device, and to track variations in the DC level of the same. Peak-to-peak noise on VREF may not exceed $\pm 2\%$ of the DC value.

6. VTT is not applied directly to the device. VTT is a system supply for signal termination resistors, is expected to be set equal to VREF, and must track variations in the DC level of VREF.

7. VID is the magnitude of the difference between the input level on CLK and the input level on /CLK.

8. The value of VIX is expected to equal 0.5*VddQ of the transmitting device and must track variations in the DC level of the same.

9. Enables on-chip refresh and address counters.

10. IDD specifications are tested after the device is properly initialized.

11. This parameter is sampled. VddQ = $2.5V\pm0.2V$, Vdd = $2.5V\pm0.2V$, f = 100 MHz, Ta = 25° C, VOUT(DC) = VddQ/2, VOUT(PEAK TO PEAK) = 25mV. DM inputs are grouped with I/O pins - reflecting the fact that they are matched in loading (to facilitate trace matching at the board level).

12. The CLK//CLK input reference level (for timing referenced to CLK//CLK) is the point at which CLK and /CLK cross; the input reference level for signals other than CLK//CLK, is VREF.

13. Inputs are not recognized as valid until VREF stabilizes. Exception: during the period before VREF stabilizes, $CKE \le 0.3VddQ$ is recognized as LOW.

14. t HZ and tLZ transitions occur in the same access time windows as valid data transitions. These parameters are not referenced to a specific voltage level, but specify when the device output is no longer driving (HZ), or begins driving (LZ).15. The maximum limit for this parameter is not a device limit. The device will operate with a greater value for this parameter, but system performance (bus turnaround) will degrade accordingly.

16. The specific requirement is that DQS be valid (HIGH, LOW, or at some point on a valid transition) on or before this CLK edge. A valid transition is defined as monotonic, and satisfies the input slew rate specifications.

When no writes were previously in progress on the bus, DQS will be transitioning from High-Z to logic LOW. If a previous write was in progress, DQS could be HIGH, LOW, or transitioning from HIGH to LOW at this time, depending on tDQSS.



DDR SDRAM (Rev.1.1)

Feb. '02

MITSUBISHI LSIS M2S12D20/ 30TP -75, -75L, -10, -10L 512M Double Data Rate Synchronous DRAM

Notes (continued)

- 17. A maximum of eight AUTO REFRESH commands can be asserted to any given DDR SDRAM device.
- 18. tXPRD should be 200 tCLK when the clocks are unstable during the power down mode.
- 19. For command/address and CK & /CK slew rate > 1.0 V/ns.
- 20. IDD7 : Operating current is measured under the conditions

(2).Timing Patterns

-DDR200(-10) (100MHz,CL=2) : tCK=10ns, CL=2, BL=4, tRRD=2*tCK, tRCD=3*tCK,


- Read with autoprecharge
- Setup: A0 N A1 R0 A2 R1 A3 R2 Read : A0 R3 A1 R0 A2 R1 A3 R2 -repeat the same timing with random address changing
- 50% of data changing at every transfer
- -DDR266B(-75) (133MHz,CL=2.5) : tCK=7.5ns, CL=2.5, BL=4, tRRD=2*tCK, tRCD=3*tCK, Read with autoprecharge
- Setup:A0 N A1 R0 A2 R1 A3 R2 N R3
- Read :A0 N A1 R0 A2 R1 A3 R2 N R3 -repeat the same timing with random address changing 50% of data changing at every transfer
- -DDR266A(-75A) (133MHz,CL=2) : tCK=7.5ns, CL=2, BL=4, tRRD=2*tCK, tRCD=3*tCK,
- Read with autoprecharge
- Setup: A0 N A1 R0 A2 R1 A3 R2 N R3


Read : A0 N A1 R0 A2 R1 A3 R2 N R3 -repeat the same timing with random address changing 50% of data changing at every transfer


*Legend: A=Activate,R=Read, P=Precharge, N=NOP




^{(1).}Four Bank are being interleaved with tRC(min),burst mode,address and control inputs on NOP edge are not changing.Iout = 0mA







Write Operation / tDQSS=min.



MITSUBISHI LSIs M2S12D20/ 30TP -75, -75L, -10, -10L 512M Double Data Rate Synchronous DRAM


OPERATIONAL DESCRIPTION

BANK ACTIVATE (ACT)

The DDR SDRAM has four independent banks. Each bank is activated by the ACT command with the bank addresses (BA0,1). A row is indicated by the row address A12-0. The minimum activation interval between banks is tRRD.

PRECHARGE (PRE)

The PRE command deactivates the bank indicated by BA0,1. When multiple banks are active, the precharge all command (PREA,PRE+A10=H) is available to deactivate all banks them at the same time. After tRP from the precharge, an ACT command to the same bank can be issued.




A precharge command can be issued after BL/2 time from a read command.



MITSUBISHI LSIs M2S12D20/ 30TP -75, -75L, -10, -10L 512M Double Data Rate Synchronous DRAM


READ

After tRCD from the bank activation, a READ command can be issued. 1st Output data is available after the /CAS Latency from the READ, followed by (BL-1) consecutive data. (BL:Burst Length) The start address is specified by A12-A11,A9-A0(x4)/A11,A9-A0(x8), and the address sequence of burst data is defined by the Burst Type. A READ command may be applied to any active bank, so the row precharge time (tRP) can be hidden during the continuous burst data by interleaving the multiple banks. When A10 is high in READ command, the auto-precharge (READA) is performed. Any command(READ,WRITE,PRE,ACT) asserted to the same bank is inhibited till the internal precharge is completed. The internal precharge operation starts at BL/2 time after READA command. The next ACT command can be issued after (BL/2+tRP) time from the previous READA.



Multi Bank Interleaving READ (BL=8, CL=2)





READ with Auto-Precharge (BL=8, CL=2,2.5)

Internal Precharge Starts here

Asserted	For Different Bank								
Command	3	4	5	6	7	8	9	10	
READ	Legal	Legal	Legal	Legal	Legal	Legal	Legal	Legal	
READA	Legal	Legal	Legal	Legal	Legal	Legal	Legal	Legal	
WRITE(CL=2)	Illegal	Illegal	Illegal	Illegal	Illegal	Legal	Legal	Legal	
WRITE(CL=2.5)	Illegal	Illegal	Illegal	Illegal	Illegal	Illegal	Legal	Legal	
WRITEA(CL=2)	Illegal	Illegal	Illegal	Illegal	Illegal	Legal	Legal	Legal	
WRITEA(CL=2.5)	Illegal	Illegal	Illegal	Illegal	Illegal	Illegal	Legal	Legal	
ACT	Legal	Legal	Legal	Legal	Legal	Legal	Legal	Legal	
PCG	Legal	Legal	Legal	Legal	Legal	Legal	Legal	Legal	


Operating description when new command is asserted.



MITSUBISHI LSIs M2S12D20/ 30TP -75, -75L, -10, -10L 512M Double Data Rate Synchronous DRAM


WRITE

After tRCD time from the bank activation, a WRITE command can be issued. 1st input data is sampled at the WRITE command with data strobe input, followed by (BL-1) data being written into RAM. The Burst Length is BL. The start address is specified by A12-A11,A9-A0(x4)/A11,A9-A0(x8), and the address sequence of burst data is defined by the Burst Type. A WRITE command may be applied to any active bank, so the row precharge time (tRP) can be hidden during the continuous input data by interleaving the multiple banks. The write recovery time (tWR) is required from the last written data to the next PRE command. When A10 is high in a WRITE command, the auto-precharge(WRITEA) is performed. Any command(READ,WRITE,PRE,ACT) to the same bank is inhibited till the internal precharge operation is completed. The next ACT command can be issued after tDAL from the last input data cycle.









Asserted	For Different Bank									
Command	3	4	5	6	7	8	9	10		
READ	Illegal	Illegal	Illegal	Illegal	Illegal	Legal	Legal	Legal		
READA	Illegal	Illegal	Illegal	Illegal	Illegal	Legal	Legal	Legal		
WRITE	Legal	Legal	Legal	Legal	Legal	Legal	Legal	Legal		
WRITEA	Legal	Legal	Legal	Legal	Legal	Legal	Legal	Legal		
ACT	Legal	Legal	Legal	Legal	Legal	Legal	Legal	Legal		
PCG	Legal	Legal	Legal	Legal	Legal	Legal	Legal	Legal		


Operating description when new command is asserted.



BURST INTERRUPTION

[Read Interrupted by Read]


Burst read operation can be interrupted by the new Read command issued to any other bank. Random column access is allowed. READ to READ interval is 1CLK as the minimum.



Read Interrupted by Read (BL=8, CL=2)


[Read Interrupted by precharge]

Burst read operation can be interrupted by precharge of the same bank. READ to PRE interval is 1 CLK minimum. The time between PRE command to output disable is equal to the CAS Latency. As a result, READ to PRE interval determines valid data length to be outputed. The figure below shows the example of BL=8.






MITSUBISHI LSIs M2S12D20/ 30TP -75, -75L, -10, -10L 512M Double Data Rate Synchronous DRAM





[Read Interrupted by Burst Stop]


Burst read operation can be interrupted by a burst stop command(TERM). READ to TERM interval is 1 CLK minimum. The time between TERM command to output disable equal to the CAS Latency. As a result, READ to TERM interval determines valid data length to be output. The figure below shows the example of BL=8.



Read Interrupted by TERM (BL=8)




[Read Interrupted by Write with TERM]



A MITSUBISHI ELECTRIC


[Write interrupted by Write]

Burst write operation can be interrupted by Write to any bank. Random column access is allowed. WRITE to WRITE interval is 1 CLK minimum.



[Write interrupted by Read]


Burst write operation can be interrupted by read of the same or the other bank. Random column access is allowed. Internal WRITE to READ command interval(tWTR) is 1 CLK minimum. The input data masked by DM in the interrupted READ cycle is "don't care". tWTR is referenced from the first positive edge after the last data input.



🛓 MITSUBISHI ELECTRIC


[Write interrupted by Precharge]

Burst write operation can be interrupted by precharge of the same or all bank. Random column access is allowed. tWR is referenced from the first positive CLK edge after the last data input.



Write Interrupted by Precharge (BL=8, CL=2.5)






[Initialize and Mode Register sets]

[AUTO REFRESH]

Auto-refresh cycle is initiated with a REFA(/CS=/RAS=/CAS=L,/WE=CKE=H) command. The refresh address is generated internally. 8192 REFA cycles within 64 ms refresh 512 Mbits memory cells. The auto-refresh is performed on 4 banks concurrently. Before performing an auto refresh, all banks must be in the idle state. The minimum interval between auto-refreshes is tRFC. No command is allowed within tRFC time after the REFA command.






MITSUBISHI LSIs M2S12D20/ 30TP -75, -75L, -10, -10L 512M Double Data Rate Synchronous DRAM


[SELF REFRESH]

Self -refresh mode is entered by asserting a REFS command (/CS=/RAS=/CAS=L,/WE=H,CKE=L). The self-refresh mode is maintained as long as CKE is kept low. During the self-refresh mode, CKE becomes asynchronous and the only enable input. All other inputs including CLK are disabled and ignored to save the power consumption. In order to exit the self-refresh mode, the device shall be supplied the stable CLK input, followed by DESEL or NOP command, then asserting CKE for the period longer than tXSNR/tXSRD.




[Power DOWN]

The purpose of CLK suspend is power down. CKE is synchronous input except during the self-refresh mode. A command at cycle is ignored. From CKE=H to normal function, DLL recovery time is NOT required when the stable CLK is supplied during the power down mode.



[DM CONTROL]

DM is defined as the data mask for write data. During the writes, DM masks the input data cycle by cycle. Latency of DM to write mask is 0.





MITSUBISHI LSIs M2S12D20/ 30TP -75, -75L, -10, -10L 512M Double Data Rate Synchronous DRAM

Keep safety first in your circuit designs!

Mitsubishi Electric Corporation puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage. Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of non-flammable material or (iii) prevention against any malfunction or mishap.

Notes regarding these materials

These materials are intended as a reference to assist our customers in the selection of the Mitsubishi semiconductor product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Mitsubishi Electric Corporation or a third party.

Mitsubishi Electric Corporation assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples contained in these materials.

All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of publication of these materials, and are subject to change by Mitsubishi Electric Corporation without notice due to product improvements or other reasons. It is therefore recommended that customers contact Mitsubishi Electric Corporation or an authorized Mitsubishi Semiconductor product distributor for the latest product information before purchasing a product listed herein.

The information described here may contain technical inaccuracies or typographical errors. Mitsubishi Electric Corporation assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors.

Please also pay attention to information published by Mitsubishi Electric Corporation by various means, including the Mitsubishi Semiconductor home page (http://www.mitsubishichips.com).

When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a total system before making a final decision on the applicability of the information and products. Mitsubishi Electric Corporation assumes no responsibility for any damage, liability or other loss resulting from the information contained herein.

Mitsubishi Electric Corporation semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life is potentially at stake. Please contact Mitsubishi Electric Corporation or an authorized Mitsubishi Semiconductor product distributor when considering the use of a product contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater use.

The prior written approval of Mitsubishi Electric Corporation is necessary to reprint or reproduce in whole or in part these materials.

If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination.

Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited.

Please contact Mitsubishi Electric Corporation or an authorized Mitsubishi Semiconductor product distributor for further details on these materials or the products contained therein.



Revision History

Rev. 1.0 Nov '01

-New registration

Rev. 1.1 Jan '02

-Added -75L,-10L spec.

-Added WRITEA and READA operating description table when new command asserted -Deleted -75A spec.

-Added AC overshoot and overshoot spec.

-Changed the average supply current from Vdd spec.

from

110111							
Symbol	Organization	Limits(Max	,				
Symbol	Organization	-75	-10				
IDD0	x4	200	195				
IDD0	x8	205	200				
IDD1	x4	210	205				
IDD1	x8	215	210				
IDD2P	x4/x8	20	20				
IDD2F	x4	35	35				
IDD2F	x8	40	40				
IDD3P	x4/x8	35	35				
IDD3N	x4	65	60				
IDDSIV	x8	70	65				
IDD4R	x4	215	205				
IDD4K	x8	225	215				
IDD4W	x4	210	200				
100410	x8	220	210				
IDD5	x4/x8	360	340				
IDD6	x4/x8	6	6				
IDD7	x4	400	380				
	x8	410	390				

-	to)	
Symbol	Limits		Unit
-	-75	-10	
IDD0	140	130	
	140	130	
IDD1	150	140	
IDD1	160	150	
IDD2P	6	6	
IDD2F	30	25	
IDD2I*	30	25	
IDD3P	15	12	
IDD3N	45	35	mA
IDDSN	45	35	
IDD4R	190	140	
IDD4K	220	170	
IDD4W	180	150	
IDD4W	210	180	
IDD5	280	260	
IDD6	6	6	
-L	4	4	
IDD7	380	300	
1007	400	320	